Search results
Jump to navigation
Jump to search
- * [[SuperH|SH-4]] microprocessor architecture ...601 bytes (86 words) - 19:11, 8 July 2021
- ...ARM]] ([[Jornada (PDA)|Jornada]] 7xx, [[MobilePro]] 900/900c)<br />[[MIPS architecture|MIPS]] ([[Ben Nanonote]], [[MobilePro]] 7xx/8xx) ...2 KB (186 words) - 19:31, 4 February 2025
- ...started in December 2005, for CPUs implementing the [[SPARC]] instruction architecture. The initial contribution to the project was [[Sun Microsystems]]' [[regist *[[SuperH#J_Core|J Core]] – SuperH-Compatible OpenCores Project ...3 KB (344 words) - 11:15, 16 June 2025
- ...erimental Emulator''' (formerly known as '''mips64emul''') is a [[computer architecture]] was confined to the [[MIPS architecture]], which was the ...3 KB (349 words) - 00:13, 17 March 2025
- ...tecture|x86]], [[ARM architecture|ARM]], [[MIPS architecture|MIPS]], and [[SuperH]] [[microprocessor]]-based systems. ...ures, including [[x86]], whereas Windows XP Embedded only supports the x86 architecture. ...5 KB (635 words) - 04:16, 24 December 2024
- {{Distinguish|SuperH}} The '''Super Harvard Architecture Single-Chip Computer''' ('''SHARC''') is a high performance [[floating-poin ...4 KB (602 words) - 04:03, 13 April 2025
- ...e]], [[MIPS architecture|MIPS]] [[Nios II]], [[OpenRISC]], [[PowerPC]], [[SuperH]], [[SPARC]] ([[ERC32]], [[LEON]]), [[HAL SPARC64|SPARC64]] * [[ARM architecture family#32-bit architecture|ARM]] ...8 KB (1,036 words) - 04:57, 20 April 2025
- ...e|MIPS]], [[NEC V850]], [[Nios II]], [[PowerPC]], [[RISC-V]], [[SPARC]], [[SuperH]] ...hitecture|MIPS]], [[NEC V850]], [[Nios II]], [[PowerPC]], [[SPARC]], and [[SuperH]]. ...6 KB (873 words) - 05:11, 17 June 2025
- {{Short description|Instruction set architecture by Hitachi}} {{Infobox CPU architecture ...24 KB (3,368 words) - 02:35, 5 November 2025
- ...hitecture|ARM]], [[MIPS architecture|MIPS]], and some of the [[Hitachi]] [[SuperH]] (SH) series processors. Initially, in the days of the [[SS-50 bus]] and S ...3 KB (451 words) - 01:00, 10 April 2025
- ...orm]], and both runs on and assembles for a number of different [[computer architecture]]s. GAS is [[free software]] released under the [[GNU General Public Licens ....1.32.4503}}</ref> It was written by Dean Elsner and supported the [[VAX]] architecture.<ref name="gasdoc1"/> ...7 KB (899 words) - 00:29, 31 October 2024
- | cpu = [[SuperH#SH-2|Hitachi SH-2]] (@ 25 MHz)<ref name=system16>{{cite web|url=http://www. ...contents, and a security cartridge containing the game [[BIOS]] and the [[SuperH|SH-2]] CPU<ref name="mamedriver">{{Cite web|url=https://github.com/mamedev/ ...10 KB (1,404 words) - 22:24, 6 May 2025
- {{Infobox CPU architecture <!------- Architecture and classification --------> ...7 KB (958 words) - 03:28, 15 July 2025
- ...s in total. It runs on devices ranging from [[embedded system|embedded]] [[SuperH]] devices to [[IBM zSeries]] [[mainframe computer]]s, and it will even run ...4 KB (524 words) - 16:03, 6 November 2024
- ...[[MIPS architecture|MIPS]] (big/little endian), [[PowerPC|IBM PowerPC]], [[SuperH]] (big/little endian), [[SPARC|Sun SPARC]], and [[v850|Renesas/NEC v850]] p ...7 KB (885 words) - 10:11, 6 June 2025
- {{Infobox CPU architecture | version = 1.4<ref>{{cite web|url=https://openrisc.io/architecture#published-versions|title=Published versions|access-date=2021-03-28}}</ref> ...16 KB (2,147 words) - 11:16, 16 June 2025
- ...]]|[[SPARC]]|[[AVR32]]|[[DLX]]|[[IA-64]]|[[Motorola 68000 series|m68k]] |[[SuperH]]|Xtensa|[[Zilog Z80]]}} ...2025}} it supports approximately 50 file formats and 25 [[instruction set architecture]]s. ...7 KB (944 words) - 13:26, 12 June 2025
- *[[CPU]]: [[Hitachi, Ltd.|Hitachi]] [[SuperH|SH-4]] 32-bit [[RISC]] [[CPU]] 200 [[MHz]] [[Category:SuperH architecture]] ...11 KB (1,390 words) - 14:36, 20 September 2024
- ...icrocontroller|PIC]], [[Renesas Technology|Renesas]] [[H8 Family|H8/S]], [[SuperH]], RX, [[x86]], [[Intel 8051#Related processors|8052]], [[Freescale ColdFir ...so comprises a few [[assembly language]] functions where needed, mostly in architecture-specific scheduler routines. ...14 KB (1,847 words) - 12:36, 18 June 2025
- * [[Hitachi, Ltd.|Hitachi]] [[SuperH#SH-4|SuperH SH-4]] (1998) * [[IBM]] [[z/Architecture]] (since 1998) ...13 KB (1,761 words) - 19:58, 23 May 2025