File:Carry-select-adder-variable-size.png

From Wikipedia, the free encyclopedia
Jump to navigation Jump to search

<templatestyles src="Information/styles.css"/>

File information
Description

This is a diagram of a 16-bit carry select adder with chunk sizes 2-2-3-4-5. The lowest 2 bits do not need the muxing structure since its carry is already known. This break-up assumes that a mux delay is approximate to that of a full adder delay (which is very unlikely).

Source

Template:Own

Date

12 April 2009

Author

Quanticles (talk) (Uploads)

Permission
(Reusing this file)

See below.


Summary

This is a diagram of a 16-bit carry select adder with chunk sizes 2-2-3-4-5. The lowest 2 bits do not need the muxing structure since its carry is already known. This break-up assumes that a mux delay is approximate to that of a full adder delay (which is very unlikely).

Licensing:

Script error: No such module "Unsubst".

Script error: No such module "Unsubst".

The following page uses this file: