imported>Citation bot: Alter: url. URLs might have been anonymized. Add: archive-date, archive-url. | Use this bot. Report bugs. | Suggested by Josve05a | Linked from User:Josve05a/cite/wayback | #UCB_webform_linked 411/1365

2023-06-18T21:44:12Z

Alter: url. URLs might have been anonymized. Add: archive-date, archive-url. | Use this bot. Report bugs. | Suggested by Josve05a | Linked from User:Josve05a/cite/wayback | #UCB_webform_linked 411/1365

New page

'''Timing Library Format''' (abbreviated '''TLF''') is a file format used by [[electronic design automation]] tools. A TLF file is a [[text file]] in nature<ref>{{cite web|url=https://www.ee.virginia.edu/~mrs8n/soc/SynthesisTutorials/ct_tlfref.pdf|title=Timing Library Format Reference|date=October 2000|accessdate=6 May 2021|publisher=[[Cadence Design Systems]]|archive-url=https://web.archive.org/web/20210506174636/https://www.ee.virginia.edu/~mrs8n/soc/SynthesisTutorials/ct_tlfref.pdf |archive-date=2021-05-06 }}</ref> and contains timing and logical information about a collection of cells ([[circuit element]]s).

The TLF file contains information on the timing and power parameters of the cell library. It is used to determine delays of [[I/O port]]s and interconnects of the final design.

==References==
{{Reflist}}

[[Category:Computer file formats]]
[[Category:EDA file formats]]

{{compu-storage-stub}}

Timing Library Format - Revision history

imported>Citation bot: Alter: url. URLs might have been anonymized. Add: archive-date, archive-url. | Use this bot. Report bugs. | Suggested by Josve05a | Linked from User:Josve05a/cite/wayback | #UCB_webform_linked 411/1365