imported>ClueBot NG: Reverting possible vandalism by 171.61.113.103 to version by Justanothersgwikieditor. Report False Positive? Thanks, ClueBot NG. (4033472) (Bot)

2021-09-05T11:43:59Z

Reverting possible vandalism by 171.61.113.103 to version by Justanothersgwikieditor. Report False Positive? Thanks, ClueBot NG. (4033472) (Bot)

New page

'''Open Verification Library''' (OVL) is a library of property checkers for digital circuit descriptions written in popular [[hardware description language|Hardware Description Languages (HDLs)]]. OVL is currently maintained by [[Accellera]].
==Applications==
OVL works by placing modules or components checking specific properties of the circuit alongside regular modules or components. Those special modules are called '''checkers''' and are tied to circuit signals via '''ports'''. Some aspects of the checker functionality can be modified by adjusting checker '''parameters'''. Typical properties verified by OVL checkers include:
* condition that should be always met,
* sequence of conditions that should be met,
* condition that should never occur,
* proper data value (even, odd, within a range, etc.),
* proper value change (e.g. increment or decrement within specified range),
* proper data encoding (e.g. ''one hot'' or ''one cold''),
* proper timing of event (within given number of clock cycles or within window created by trigger events),
* valid protocol of data transmission,
* valid behavior of popular building blocks (e.g. [[FIFO (computing and electronics)|FIFOs]]).
Depending on the selected parameters, OVL checkers can work as assertion, assumption or coverage point checkers.
Main source of OVL popularity is the fact that it allows introducing high-level verification concepts to the existing or new designs without requiring new language, e.g. a designer having access to Verilog tools does not need a new language to start using property checking with OVL.
==Supported Languages==
While first versions of OVL supported [[Verilog]] and [[VHDL]], most recent versions support (in alphabetical order):
* [[Property Specification Language|PSL]] - Verilog flavour
* [[SystemVerilog]]
* [[Verilog]]
* [[VHDL]]
Depending on the demand, support for two more languages may be added: ''[[Property Specification Language|PSL]] - VHDL'' flavour and ''[[SystemC]]''.
==External links==
* OVL section of the Accellera page [http://www.accellera.org/activities/ovl/]

[[Category:Hardware description languages]]

Open Verification Library - Revision history

imported>ClueBot NG: Reverting possible vandalism by 171.61.113.103 to version by Justanothersgwikieditor. Report False Positive? Thanks, ClueBot NG. (4033472) (Bot)