http://debianws.lexgopc.com/wiki143/index.php?action=history&feed=atom&title=Core_Multiplexing_TechnologyCore Multiplexing Technology - Revision history2026-05-07T16:49:30ZRevision history for this page on the wikiMediaWiki 1.43.1http://debianws.lexgopc.com/wiki143/index.php?title=Core_Multiplexing_Technology&diff=3131248&oldid=previmported>Renwick00: Linked "CPU" to its page2022-03-03T23:22:44Z<p>Linked "CPU" to its page</p>
<p><b>New page</b></p><div>{{Update|inaccurate=yes|date=November 2010}}<br />
'''Core Multiplexing Technology''' is a term that appeared in some [[BIOS]]es.<br />
<br />
==Details==<br />
A subset of traditional applications are often difficult to parallelize and make use of additional [[CPU]] hardware available on the platform, restraining applications to use only one CPU. Core Multiplexing Technology would allow for a process to be split into multiple threads at compilation time and execution time by the introduction of speculative multithreading.<br />
<br />
Much in the same way a [[branch predictor]] allows for a processor to speculate on the outcome of a branch operation without actually performing the operation, speculative multithreading allows for the processor to speculate deeper, executing entire branches of code on an additional core. Most of the implementation is done in [[software]], with the compiler rearranging code to take better use of a multithreaded platform, which allows [[Simultaneous multithreading]] (SMT) and [[Multi-core processor|Multicore]] systems (or a combination of the two) to take advantage of the technology. But, because the data dependencies of speculative multithreading, and the necessity to manage inter-thread dependent data, hardware implementation must be taken into consideration.<br />
<br />
Core Multiplexing Technology is thought to leverage [[Intel]]'s Advanced Smart Cache technology of the upcoming [[Core 2]] chips, which allows two cores to share a single [[L2 cache]], and actively resize the cache between the two processors if one is idle, by allowing the two cores to share data to manage inter-thread dependent data.<br />
<br />
==See also==<br />
*[[3Server]]<br />
*[[Apulet]]<br />
*[[BINAC]]<br />
<br />
==External Resources==<br />
*[http://www.intel.com/technology/magazine/research/speculative-threading-1205.htm Intel Research on Speculative Multithreading]<br />
*[https://web.archive.org/web/20060717121425/http://www.xbitlabs.com/news/cpu/display/20060627095448.html Coverage of Core Multiplexing Technology BIOS Option]<br />
<br />
[[Category:BIOS]]<br />
<br />
<br />
{{Compu-hardware-stub}}</div>imported>Renwick00