View source for OpenSPARC

'''OpenSPARC''' is an [[open-source hardware]] project, started in December 2005, for CPUs implementing the [[SPARC]] instruction architecture. The initial contribution to the project was [[Sun Microsystems]]' [[register-transfer level]] (RTL) [[Verilog]] code for a full [[64-bit]], 32-[[thread (computing)|thread]] [[microprocessor]], the [[UltraSPARC T1]] processor. On March 21, 2006, Sun released the [[source code]] to the T1 [[IP core]] under the [[GNU General Public License]] v2. The full OpenSPARC T1 system consists of 8 cores, each one capable of executing four threads concurrently, for a total of 32 threads. Each core executes instruction in order and its logic is split among 6 pipeline stages.

On December 11, 2007, Sun also made the [[UltraSPARC T2]] processor's RTL available via the OpenSPARC project.<ref>{{cite web
|url=http://www.sun.com/aboutsun/pr/2007-12/sunflash.20071211.1.xml
|title=Sun Accelerates Grown of UltraSPARC CMT Eco System
|access-date=2008-05-23
|date=2007-12-11
|publisher=Sun Microsystems
}}</ref> It was also released under the GNU General public license v2.<ref>{{cite web|archiveurl=https://web.archive.org/web/20121017041211/http://www.oracle.com/technetwork/systems/opensparc/opensparc-faq-1444660.html|url=http://www.oracle.com/technetwork/systems/opensparc/opensparc-faq-1444660.html|title=OpenSPARC Frequently Asked Questions|publisher=Oracle|archivedate=2012-10-17|access-date=2021-03-20}}</ref> OpenSPARC T2 is 8 cores, 16 pipelines with 64 threads.

== See also ==
{{Portal|Free and open-source software}}

*[[Amber (processor core)]] – ARM-Compatible OpenCores Project
*[[SuperH#J_Core|J Core]] – SuperH-Compatible OpenCores Project
*[[LEON]]
*[[S1 Core]] (a derived single-core implementation)
*[[FeiTeng]], an implementation designed and produced in China for supercomputing applications
*[[Field-programmable gate array]]
*[[RISC-V]]

==References==
{{Reflist|30em}}

==External links==
* [https://www.oracle.com/servers/technologies/opensparc-overview.html OpenSPARC site]
* [https://www.oracle.com/servers/technologies/opensparc-t1-page.html T1 Specifications and Source code]
* [https://www.oracle.com/servers/technologies/opensparc-t2-page.html T2 Specifications and Source code]
* [http://jolt.law.harvard.edu/articles/pdf/v25/25HarvJLTech131.pdf Open Source Semiconductor Core Licensing, 25 Harvard Journal of Law & Technology 131 (2011)]  Article analyzing the law, technology and business of open source semiconductor cores

{{Sun Microsystems}}
{{Soft microprocessors}}

{{DEFAULTSORT:Opensparc}}
[[Category:Sun microprocessors]]
[[Category:Open microprocessors]]
[[Category:SPARC microprocessors]]
[[Category:Computer-related introductions in 2005]]


{{microcompu-stub}}
{{compu-hardware-stub}}